OpenWrt – Diff between revs 2 and 3
?pathlinks?
Rev 2 | Rev 3 | |||
---|---|---|---|---|
Line 16... | Line 16... | |||
16 | memory@0 { |
16 | memory@0 { |
|
17 | device_type = "memory"; |
17 | device_type = "memory"; |
|
18 | reg = <0x0 0x1c000000>, <0x20000000 0x4000000>; |
18 | reg = <0x0 0x1c000000>, <0x20000000 0x4000000>; |
|
19 | }; |
19 | }; |
|
Line 20... | Line 20... | |||
20 | |
20 | |
|
21 | keys { |
21 | gpio-keys-polled { |
|
- | 22 | compatible = "gpio-keys-polled"; |
||
- | 23 | #address-cells = <1>; |
||
22 | compatible = "gpio-keys-polled"; |
24 | #size-cells = <0>; |
|
Line 23... | Line 25... | |||
23 | poll-interval = <20>; |
25 | poll-interval = <20>; |
|
24 | |
26 | |
|
25 | reset { |
27 | reset { |
|
Line 41... | Line 43... | |||
41 | |
43 | |
|
42 | &spi0 { |
44 | &spi0 { |
|
Line 43... | Line 45... | |||
43 | status = "okay"; |
45 | status = "okay"; |
|
- | 46 | |
||
- | 47 | m25p80@0 { |
||
44 | |
48 | #address-cells = <1>; |
|
45 | m25p80@0 { |
49 | #size-cells = <1>; |
|
46 | compatible = "jedec,spi-nor"; |
50 | compatible = "jedec,spi-nor"; |
|
- | 51 | reg = <0>; |
||
Line 47... | Line -... | |||
47 | reg = <0>; |
- | ||
48 | spi-max-frequency = <10000000>; |
- | ||
49 | |
- | ||
50 | partitions { |
- | ||
51 | compatible = "fixed-partitions"; |
- | ||
52 | #address-cells = <1>; |
52 | spi-max-frequency = <10000000>; |
|
53 | #size-cells = <1>; |
53 | m25p,chunked-io = <32>; |
|
54 | |
54 | |
|
55 | partition@0 { |
55 | partition@0 { |
|
56 | label = "u-boot"; |
56 | label = "u-boot"; |
|
57 | reg = <0x0 0x30000>; |
57 | reg = <0x0 0x30000>; |
|
58 | read-only; |
58 | read-only; |
|
59 | }; |
59 | }; |
|
60 | |
60 | |
|
61 | partition@30000 { |
61 | partition@30000 { |
|
62 | label = "u-boot-env"; |
62 | label = "u-boot-env"; |
|
63 | reg = <0x30000 0x10000>; |
63 | reg = <0x30000 0x10000>; |
|
64 | read-only; |
64 | read-only; |
|
65 | }; |
65 | }; |
|
66 | |
66 | |
|
67 | factory: partition@40000 { |
67 | factory: partition@40000 { |
|
68 | label = "factory"; |
68 | label = "factory"; |
|
69 | reg = <0x40000 0x10000>; |
69 | reg = <0x40000 0x10000>; |
|
70 | read-only; |
70 | read-only; |
|
71 | }; |
- | ||
72 | |
71 | }; |
|
73 | partition@50000 { |
72 | |
|
74 | compatible = "denx,uimage"; |
- | ||
75 | label = "firmware"; |
73 | partition@50000 { |
|
76 | reg = <0x50000 0xfb0000>; |
74 | label = "firmware"; |
|
77 | }; |
75 | reg = <0x50000 0xfb0000>; |
|
Line 78... | Line 76... | |||
78 | }; |
76 | }; |
|
79 | }; |
77 | }; |
|
80 | }; |
78 | }; |
|
Line 81... | Line 79... | |||
81 | |
79 | |
|
82 | ðernet { |
80 | ðernet { |
|
83 | mtd-mac-address = <&factory 0xe000>; |
- | ||
Line 84... | Line 81... | |||
84 | }; |
81 | mtd-mac-address = <&factory 0xe000>; |
|
85 | |
82 | }; |
|
86 | &pcie { |
83 | |
|
- | 84 | &pcie { |
||
87 | status = "okay"; |
85 | status = "okay"; |
|
88 | }; |
86 | |
|
- | 87 | pcie0 { |
||
89 | |
88 | mt76@0,0 { |
|
90 | &pcie0 { |
- | ||
Line 91... | Line 89... | |||
91 | mt76@0,0 { |
89 | reg = <0x0000 0 0 0 0>; |
|
92 | reg = <0x0000 0 0 0 0>; |
90 | device_type = "pci"; |
|
93 | mediatek,mtd-eeprom = <&factory 0x8000>; |
91 | mediatek,mtd-eeprom = <&factory 0x8000>; |
|
- | 92 | ieee80211-freq-limit = <5000000 6000000>; |
||
94 | ieee80211-freq-limit = <5000000 6000000>; |
93 | }; |
|
95 | }; |
94 | }; |
|
- | 95 | |
||
96 | }; |
96 | pcie1 { |
|
97 | |
97 | mt76@1,0 { |
|
Line 98... | Line 98... | |||
98 | &pcie1 { |
98 | reg = <0x0000 0 0 0 0>; |
|
99 | mt76@0,0 { |
99 | device_type = "pci"; |