OpenWrt – Diff between revs 2 and 3
?pathlinks?
Rev 2 | Rev 3 | |||
---|---|---|---|---|
Line 72... | Line 72... | |||
72 | |
72 | |
|
73 | usb2@60f8800 { |
73 | usb2@60f8800 { |
|
74 | status = "okay"; |
74 | status = "okay"; |
|
Line -... | Line 75... | |||
- | 75 | }; |
||
- | 76 | |
||
- | 77 | serial@78af000 { |
||
- | 78 | pinctrl-0 = <&serial_pins>; |
||
- | 79 | pinctrl-names = "default"; |
||
- | 80 | status = "okay"; |
||
75 | }; |
81 | }; |
|
76 | |
82 | |
|
77 | usb3@8af8800 { |
83 | usb3@8af8800 { |
|
Line 78... | Line 84... | |||
78 | status = "okay"; |
84 | status = "okay"; |
|
Line 95... | Line 101... | |||
95 | edma@c080000 { |
101 | edma@c080000 { |
|
96 | status = "okay"; |
102 | status = "okay"; |
|
97 | }; |
103 | }; |
|
98 | }; |
104 | }; |
|
Line 99... | Line 105... | |||
99 | |
105 | |
|
100 | keys { |
106 | gpio-keys { |
|
Line 101... | Line 107... | |||
101 | compatible = "gpio-keys"; |
107 | compatible = "gpio-keys"; |
|
102 | |
108 | |
|
103 | wps { |
109 | wps { |
|
Line 111... | Line 117... | |||
111 | gpios = <&tlmm 63 GPIO_ACTIVE_LOW>; |
117 | gpios = <&tlmm 63 GPIO_ACTIVE_LOW>; |
|
112 | linux,code = <KEY_RESTART>; |
118 | linux,code = <KEY_RESTART>; |
|
113 | }; |
119 | }; |
|
114 | }; |
120 | }; |
|
Line 115... | Line 121... | |||
115 | |
121 | |
|
116 | leds { |
122 | gpio-leds { |
|
Line 117... | Line 123... | |||
117 | compatible = "gpio-leds"; |
123 | compatible = "gpio-leds"; |
|
118 | |
124 | |
|
119 | power: power { |
125 | power: power { |
|
Line 140... | Line 146... | |||
140 | |
146 | |
|
141 | &cryptobam { |
147 | &cryptobam { |
|
142 | status = "okay"; |
148 | status = "okay"; |
|
Line 143... | Line 149... | |||
143 | }; |
149 | }; |
|
144 | |
150 | |
|
145 | &blsp1_spi1 { |
151 | &spi_0 { |
|
146 | pinctrl-0 = <&spi_0_pins>; |
152 | pinctrl-0 = <&spi_0_pins>; |
|
147 | pinctrl-names = "default"; |
153 | pinctrl-names = "default"; |
|
Line 153... | Line 159... | |||
153 | #address-cells = <1>; |
159 | #address-cells = <1>; |
|
154 | #size-cells = <1>; |
160 | #size-cells = <1>; |
|
155 | reg = <0>; |
161 | reg = <0>; |
|
156 | spi-max-frequency = <24000000>; |
162 | spi-max-frequency = <24000000>; |
|
Line 157... | Line -... | |||
157 | |
- | ||
158 | partitions { |
- | ||
159 | compatible = "fixed-partitions"; |
- | ||
160 | #address-cells = <1>; |
- | ||
161 | #size-cells = <1>; |
- | ||
162 | |
163 | |
|
163 | SBL1@0 { |
164 | SBL1@0 { |
|
164 | label = "SBL1"; |
165 | label = "SBL1"; |
|
165 | reg = <0x0 0x40000>; |
- | ||
166 | read-only; |
- | ||
167 | }; |
- | ||
168 | |
- | ||
169 | MIBIB@40000 { |
- | ||
170 | label = "MIBIB"; |
- | ||
171 | reg = <0x40000 0x20000>; |
- | ||
172 | read-only; |
- | ||
173 | }; |
- | ||
174 | |
- | ||
175 | QSEE@60000 { |
- | ||
176 | label = "QSEE"; |
- | ||
177 | reg = <0x60000 0x60000>; |
- | ||
178 | read-only; |
- | ||
179 | }; |
- | ||
180 | |
- | ||
181 | CDT@c0000 { |
- | ||
182 | label = "CDT"; |
- | ||
183 | reg = <0xc0000 0x10000>; |
- | ||
184 | read-only; |
- | ||
185 | }; |
- | ||
186 | |
- | ||
187 | DDRPARAMS@d0000 { |
- | ||
188 | label = "DDRPARAMS"; |
- | ||
189 | reg = <0xd0000 0x10000>; |
- | ||
190 | read-only; |
- | ||
191 | }; |
- | ||
192 | |
- | ||
193 | APPSBLENV@e0000 { |
- | ||
194 | label = "APPSBLENV"; |
- | ||
195 | reg = <0xe0000 0x10000>; |
- | ||
196 | read-only; |
- | ||
197 | }; |
- | ||
198 | |
- | ||
199 | APPSBL@f0000 { |
- | ||
200 | label = "APPSBL"; |
- | ||
201 | reg = <0xf0000 0x80000>; |
- | ||
202 | read-only; |
- | ||
203 | }; |
- | ||
204 | |
- | ||
205 | ART@170000 { |
- | ||
206 | label = "ART"; |
- | ||
207 | reg = <0x170000 0x10000>; |
166 | reg = <0x0 0x40000>; |
|
208 | read-only; |
- | ||
209 | }; |
- | ||
210 | |
- | ||
211 | firmware@180000 { |
- | ||
212 | compatible = "denx,fit"; |
- | ||
213 | label = "firmware"; |
- | ||
214 | reg = <0x180000 0x1e80000>; |
- | ||
215 | }; |
167 | read-only; |
|
216 | }; |
- | ||
217 | }; |
- | ||
Line -... | Line 168... | |||
- | 168 | }; |
||
- | 169 | |
||
- | 170 | MIBIB@40000 { |
||
- | 171 | label = "MIBIB"; |
||
- | 172 | reg = <0x40000 0x20000>; |
||
- | 173 | read-only; |
||
218 | }; |
174 | }; |
|
- | 175 | |
||
- | 176 | QSEE@60000 { |
||
- | 177 | label = "QSEE"; |
||
- | 178 | reg = <0x60000 0x60000>; |
||
- | 179 | read-only; |
||
- | 180 | }; |
||
- | 181 | |
||
- | 182 | CDT@c0000 { |
||
- | 183 | label = "CDT"; |
||
- | 184 | reg = <0xc0000 0x10000>; |
||
- | 185 | read-only; |
||
- | 186 | }; |
||
- | 187 | |
||
- | 188 | DDRPARAMS@d0000 { |
||
- | 189 | label = "DDRPARAMS"; |
||
- | 190 | reg = <0xd0000 0x10000>; |
||
- | 191 | read-only; |
||
- | 192 | }; |
||
- | 193 | |
||
219 | |
194 | APPSBLENV@e0000 { |
|
- | 195 | label = "APPSBLENV"; |
||
- | 196 | reg = <0xe0000 0x10000>; |
||
- | 197 | read-only; |
||
- | 198 | }; |
||
220 | &blsp1_uart1 { |
199 | |
|
- | 200 | APPSBL@f0000 { |
||
- | 201 | label = "APPSBL"; |
||
- | 202 | reg = <0xf0000 0x80000>; |
||
- | 203 | read-only; |
||
- | 204 | }; |
||
221 | pinctrl-0 = <&serial_pins>; |
205 | |
|
- | 206 | ART@170000 { |
||
- | 207 | label = "ART"; |
||
- | 208 | reg = <0x170000 0x10000>; |
||
- | 209 | read-only; |
||
- | 210 | }; |
||
- | 211 | |
||
- | 212 | firmware@180000 { |
||
- | 213 | label = "firmware"; |
||
- | 214 | reg = <0x180000 0x1e80000>; |
||
222 | pinctrl-names = "default"; |
215 | }; |
|
Line 223... | Line 216... | |||
223 | status = "okay"; |
216 | }; |
|
224 | }; |
217 | }; |
|
225 | |
218 | |