/branches/gl-inet/target/linux/ar71xx/files/arch/mips/ath79/mach-om5pacv2.c |
@@ -0,0 +1,215 @@ |
/* |
* OpenMesh OM5P-ACv2 support |
* |
* Copyright (C) 2013 Marek Lindner <marek@open-mesh.com> |
* Copyright (C) 2014-2016 Sven Eckelmann <sven@open-mesh.com> |
* Copyright (C) 2015 Open-Mesh - Jim Collar <jim.collar@eqware.net> |
* |
* This program is free software; you can redistribute it and/or modify it |
* under the terms of the GNU General Public License version 2 as published |
* by the Free Software Foundation. |
*/ |
|
#include <linux/gpio.h> |
#include <linux/mtd/mtd.h> |
#include <linux/mtd/partitions.h> |
#include <linux/platform_device.h> |
#include <linux/i2c.h> |
#include <linux/i2c-algo-bit.h> |
#include <linux/i2c-gpio.h> |
#include <linux/platform_data/phy-at803x.h> |
|
#include <asm/mach-ath79/ar71xx_regs.h> |
#include <asm/mach-ath79/ath79.h> |
|
#include "common.h" |
#include "dev-ap9x-pci.h" |
#include "dev-eth.h" |
#include "dev-gpio-buttons.h" |
#include "dev-leds-gpio.h" |
#include "dev-m25p80.h" |
#include "dev-wmac.h" |
#include "machtypes.h" |
#include "pci.h" |
|
#define OM5PACV2_GPIO_LED_POWER 14 |
#define OM5PACV2_GPIO_LED_GREEN 13 |
#define OM5PACV2_GPIO_LED_RED 23 |
#define OM5PACV2_GPIO_LED_YELLOW 15 |
#define OM5PACV2_GPIO_BTN_RESET 1 |
#define OM5PACV2_GPIO_I2C_SCL 18 |
#define OM5PACV2_GPIO_I2C_SDA 19 |
#define OM5PACV2_GPIO_PA_DCDC 2 |
#define OM5PACV2_GPIO_PA_HIGH 16 |
|
#define OM5PACV2_KEYS_POLL_INTERVAL 20 /* msecs */ |
#define OM5PACV2_KEYS_DEBOUNCE_INTERVAL (3 * OM5PACV2_KEYS_POLL_INTERVAL) |
|
#define OM5PACV2_WMAC_CALDATA_OFFSET 0x1000 |
|
static struct gpio_led om5pacv2_leds_gpio[] __initdata = { |
{ |
.name = "om5pac:blue:power", |
.gpio = OM5PACV2_GPIO_LED_POWER, |
.active_low = 1, |
}, { |
.name = "om5pac:red:wifi", |
.gpio = OM5PACV2_GPIO_LED_RED, |
.active_low = 1, |
}, { |
.name = "om5pac:yellow:wifi", |
.gpio = OM5PACV2_GPIO_LED_YELLOW, |
.active_low = 1, |
}, { |
.name = "om5pac:green:wifi", |
.gpio = OM5PACV2_GPIO_LED_GREEN, |
.active_low = 1, |
} |
}; |
|
static struct gpio_keys_button om5pacv2_gpio_keys[] __initdata = { |
{ |
.desc = "reset", |
.type = EV_KEY, |
.code = KEY_RESTART, |
.debounce_interval = OM5PACV2_KEYS_DEBOUNCE_INTERVAL, |
.gpio = OM5PACV2_GPIO_BTN_RESET, |
.active_low = 1, |
} |
}; |
|
static struct i2c_gpio_platform_data om5pacv2_i2c_device_platdata = { |
.sda_pin = OM5PACV2_GPIO_I2C_SDA, |
.scl_pin = OM5PACV2_GPIO_I2C_SCL, |
.udelay = 10, |
.sda_is_open_drain = 1, |
.scl_is_open_drain = 1, |
}; |
|
static struct platform_device om5pacv2_i2c_device = { |
.name = "i2c-gpio", |
.id = 0, |
.dev = { |
.platform_data = &om5pacv2_i2c_device_platdata, |
}, |
}; |
|
static struct i2c_board_info om5pacv2_i2c_devs[] __initdata = { |
{ |
I2C_BOARD_INFO("tmp423", 0x4e), |
}, |
}; |
|
static struct flash_platform_data om5pacv2_flash_data = { |
.type = "mx25l12805d", |
}; |
|
static struct at803x_platform_data om5pacv2_an_at803x_data = { |
.disable_smarteee = 1, |
.enable_rgmii_rx_delay = 1, |
.enable_rgmii_tx_delay = 1, |
}; |
|
static struct at803x_platform_data om5pacv2_an_at8031_data = { |
.disable_smarteee = 1, |
.enable_rgmii_rx_delay = 1, |
.enable_rgmii_tx_delay = 1, |
}; |
|
static struct mdio_board_info om5pacv2_an_mdio0_info[] = { |
{ |
.bus_id = "ag71xx-mdio.0", |
.phy_addr = 4, |
.platform_data = &om5pacv2_an_at803x_data, |
}, |
{ |
.bus_id = "ag71xx-mdio.1", |
.phy_addr = 1, |
.platform_data = &om5pacv2_an_at8031_data, |
}, |
}; |
|
static void __init om5p_acv2_setup_qca955x_eth_cfg(u32 mask, |
unsigned int rxd, |
unsigned int rxdv, |
unsigned int txd, |
unsigned int txe) |
{ |
void __iomem *base; |
u32 t; |
|
base = ioremap(QCA955X_GMAC_BASE, QCA955X_GMAC_SIZE); |
|
t = mask; |
t |= rxd << QCA955X_ETH_CFG_RXD_DELAY_SHIFT; |
t |= rxdv << QCA955X_ETH_CFG_RDV_DELAY_SHIFT; |
t |= txd << QCA955X_ETH_CFG_TXD_DELAY_SHIFT; |
t |= txe << QCA955X_ETH_CFG_TXE_DELAY_SHIFT; |
|
__raw_writel(t, base + QCA955X_GMAC_REG_ETH_CFG); |
|
iounmap(base); |
} |
|
static void __init om5p_acv2_setup(void) |
{ |
u8 *art = (u8 *)KSEG1ADDR(0x1fff0000); |
u8 mac[6]; |
|
/* power amplifier high power, 4.2V at RFFM4203/4503 instead of 3.3 */ |
ath79_gpio_function_enable(QCA955X_GPIO_FUNC_JTAG_DISABLE); |
ath79_gpio_output_select(OM5PACV2_GPIO_PA_DCDC, QCA955X_GPIO_OUT_GPIO); |
ath79_gpio_output_select(OM5PACV2_GPIO_PA_HIGH, QCA955X_GPIO_OUT_GPIO); |
gpio_request_one(OM5PACV2_GPIO_PA_DCDC, GPIOF_OUT_INIT_HIGH, |
"PA DC/DC"); |
gpio_request_one(OM5PACV2_GPIO_PA_HIGH, GPIOF_OUT_INIT_HIGH, "PA HIGH"); |
|
/* temperature sensor */ |
platform_device_register(&om5pacv2_i2c_device); |
i2c_register_board_info(0, om5pacv2_i2c_devs, |
ARRAY_SIZE(om5pacv2_i2c_devs)); |
|
ath79_register_m25p80(&om5pacv2_flash_data); |
ath79_register_leds_gpio(-1, ARRAY_SIZE(om5pacv2_leds_gpio), |
om5pacv2_leds_gpio); |
ath79_register_gpio_keys_polled(-1, OM5PACV2_KEYS_POLL_INTERVAL, |
ARRAY_SIZE(om5pacv2_gpio_keys), |
om5pacv2_gpio_keys); |
|
ath79_init_mac(mac, art, 0x02); |
ath79_register_wmac(art + OM5PACV2_WMAC_CALDATA_OFFSET, mac); |
|
om5p_acv2_setup_qca955x_eth_cfg(QCA955X_ETH_CFG_RGMII_EN, 2, 2, 0, 0); |
ath79_register_mdio(0, 0x0); |
ath79_register_mdio(1, 0x0); |
|
mdiobus_register_board_info(om5pacv2_an_mdio0_info, |
ARRAY_SIZE(om5pacv2_an_mdio0_info)); |
|
ath79_init_mac(ath79_eth0_data.mac_addr, art, 0x00); |
ath79_init_mac(ath79_eth1_data.mac_addr, art, 0x01); |
|
/* GMAC0 is connected to the PHY4 */ |
ath79_eth0_data.phy_if_mode = PHY_INTERFACE_MODE_RGMII; |
ath79_eth0_data.mii_bus_dev = &ath79_mdio0_device.dev; |
ath79_eth0_data.phy_mask = BIT(4); |
ath79_eth0_pll_data.pll_1000 = 0x82000101; |
ath79_eth0_pll_data.pll_100 = 0x80000101; |
ath79_eth0_pll_data.pll_10 = 0x80001313; |
ath79_register_eth(0); |
|
/* GMAC1 is connected to MDIO1 in SGMII mode */ |
ath79_eth1_data.phy_if_mode = PHY_INTERFACE_MODE_SGMII; |
ath79_eth1_data.mii_bus_dev = &ath79_mdio1_device.dev; |
ath79_eth1_data.phy_mask = BIT(1); |
ath79_eth1_pll_data.pll_1000 = 0x03000101; |
ath79_eth1_pll_data.pll_100 = 0x80000101; |
ath79_eth1_pll_data.pll_10 = 0x80001313; |
ath79_eth1_data.speed = SPEED_1000; |
ath79_eth1_data.duplex = DUPLEX_FULL; |
ath79_register_eth(1); |
|
ath79_register_pci(); |
} |
|
MIPS_MACHINE(ATH79_MACH_OM5P_ACv2, "OM5P-ACv2", "OpenMesh OM5P ACv2", om5p_acv2_setup); |