OpenWrt – Blame information for rev 4
?pathlinks?
Rev | Author | Line No. | Line |
---|---|---|---|
4 | office | 1 | From bdfe4cebea11476d278b1b98dd0f7cdac8269d62 Mon Sep 17 00:00:00 2001 |
2 | From: Icenowy Zheng <icenowy@aosc.io> |
||
3 | Date: Fri, 10 Nov 2017 17:26:54 +0800 |
||
4 | Subject: [PATCH] arm64: allwinner: a64: add Ethernet PHY regulator for several |
||
5 | boards |
||
6 | |||
7 | On several A64 boards the Ethernet PHY is powered by the DC1SW regulator |
||
8 | on the AXP803 PMIC. |
||
9 | |||
10 | Add phy-handle property to these boards' emac node. |
||
11 | |||
12 | Signed-off-by: Icenowy Zheng <icenowy@aosc.io> |
||
13 | Acked-by: Corentin LABBE <clabbe.montjoie@gmail.com> |
||
14 | Tested-by: Corentin LABBE <clabbe.montjoie@gmail.com> |
||
15 | Signed-off-by: Maxime Ripard <maxime.ripard@free-electrons.com> |
||
16 | --- |
||
17 | arch/arm64/boot/dts/allwinner/sun50i-a64-bananapi-m64.dts | 1 + |
||
18 | arch/arm64/boot/dts/allwinner/sun50i-a64-pine64.dts | 1 + |
||
19 | arch/arm64/boot/dts/allwinner/sun50i-a64-sopine-baseboard.dts | 1 + |
||
20 | 3 files changed, 3 insertions(+) |
||
21 | |||
22 | --- a/arch/arm64/boot/dts/allwinner/sun50i-a64-bananapi-m64.dts |
||
23 | +++ b/arch/arm64/boot/dts/allwinner/sun50i-a64-bananapi-m64.dts |
||
24 | @@ -75,6 +75,7 @@ |
||
25 | pinctrl-0 = <&rgmii_pins>; |
||
26 | phy-mode = "rgmii"; |
||
27 | phy-handle = <&ext_rgmii_phy>; |
||
28 | + phy-supply = <®_dc1sw>; |
||
29 | status = "okay"; |
||
30 | }; |
||
31 | |||
32 | --- a/arch/arm64/boot/dts/allwinner/sun50i-a64-pine64.dts |
||
33 | +++ b/arch/arm64/boot/dts/allwinner/sun50i-a64-pine64.dts |
||
34 | @@ -77,6 +77,7 @@ |
||
35 | pinctrl-0 = <&rmii_pins>; |
||
36 | phy-mode = "rmii"; |
||
37 | phy-handle = <&ext_rmii_phy1>; |
||
38 | + phy-supply = <®_dc1sw>; |
||
39 | status = "okay"; |
||
40 | |||
41 | }; |
||
42 | --- a/arch/arm64/boot/dts/allwinner/sun50i-a64-sopine-baseboard.dts |
||
43 | +++ b/arch/arm64/boot/dts/allwinner/sun50i-a64-sopine-baseboard.dts |
||
44 | @@ -82,6 +82,7 @@ |
||
45 | pinctrl-0 = <&rgmii_pins>; |
||
46 | phy-mode = "rgmii"; |
||
47 | phy-handle = <&ext_rgmii_phy>; |
||
48 | + phy-supply = <®_dc1sw>; |
||
49 | status = "okay"; |
||
50 | }; |
||
51 |