OpenWrt – Blame information for rev 3
?pathlinks?
Rev | Author | Line No. | Line |
---|---|---|---|
1 | office | 1 | #include "mt7621.dtsi" |
2 | |||
3 | #include <dt-bindings/gpio/gpio.h> |
||
4 | #include <dt-bindings/input/input.h> |
||
5 | |||
6 | / { |
||
7 | compatible = "ubiquiti,edgerouterx", "mediatek,mt7621-soc"; |
||
8 | |||
9 | memory@0 { |
||
10 | device_type = "memory"; |
||
11 | reg = <0x0 0x10000000>; |
||
12 | }; |
||
13 | |||
14 | chosen { |
||
15 | bootargs = "console=ttyS0,57600"; |
||
16 | }; |
||
17 | |||
3 | office | 18 | gpio-keys-polled { |
1 | office | 19 | compatible = "gpio-keys-polled"; |
3 | office | 20 | #address-cells = <1>; |
21 | #size-cells = <0>; |
||
1 | office | 22 | poll-interval = <20>; |
23 | |||
24 | reset { |
||
25 | label = "reset"; |
||
26 | gpios = <&gpio0 12 GPIO_ACTIVE_LOW>; |
||
27 | linux,code = <KEY_RESTART>; |
||
28 | }; |
||
29 | }; |
||
30 | }; |
||
31 | |||
32 | ðernet { |
||
33 | mtd-mac-address = <&factory 0x22>; |
||
34 | }; |
||
35 | |||
36 | &nand { |
||
37 | status = "okay"; |
||
38 | |||
3 | office | 39 | partition@0 { |
40 | label = "u-boot"; |
||
41 | reg = <0x0 0x80000>; |
||
42 | read-only; |
||
43 | }; |
||
1 | office | 44 | |
3 | office | 45 | partition@80000 { |
46 | label = "u-boot-env"; |
||
47 | reg = <0x80000 0x60000>; |
||
48 | read-only; |
||
49 | }; |
||
1 | office | 50 | |
3 | office | 51 | factory: partition@e0000 { |
52 | label = "factory"; |
||
53 | reg = <0xe0000 0x60000>; |
||
54 | }; |
||
1 | office | 55 | |
3 | office | 56 | partition@140000 { |
57 | label = "kernel1"; |
||
58 | reg = <0x140000 0x300000>; |
||
59 | }; |
||
1 | office | 60 | |
3 | office | 61 | partition@440000 { |
62 | label = "kernel2"; |
||
63 | reg = <0x440000 0x300000>; |
||
64 | }; |
||
1 | office | 65 | |
3 | office | 66 | partition@740000 { |
67 | label = "ubi"; |
||
68 | reg = <0x740000 0xf7c0000>; |
||
1 | office | 69 | }; |
70 | }; |
||
71 | |||
72 | &pinctrl { |
||
73 | state_default: pinctrl0 { |
||
74 | gpio { |
||
75 | ralink,group = "uart2", "uart3", "i2c", "pcie", "rgmii2", "jtag"; |
||
76 | ralink,function = "gpio"; |
||
77 | }; |
||
78 | }; |
||
79 | }; |
||
80 | |||
81 | &spi0 { |
||
3 | office | 82 | /* This board has 2Mb spi flash soldered in and visible |
83 | from manufacturer's firmware. |
||
84 | But this SoC shares spi and nand pins, |
||
85 | and current driver does't handle this sharing well */ |
||
1 | office | 86 | status = "disabled"; |
87 | |||
3 | office | 88 | m25p80@0 { |
89 | #address-cells = <1>; |
||
90 | #size-cells = <1>; |
||
1 | office | 91 | compatible = "jedec,spi-nor"; |
92 | reg = <1>; |
||
93 | spi-max-frequency = <10000000>; |
||
3 | office | 94 | m25p,chunked-io = <32>; |
1 | office | 95 | |
3 | office | 96 | partition@0 { |
97 | label = "spi"; |
||
98 | reg = <0x0 0x200000>; |
||
99 | read-only; |
||
1 | office | 100 | }; |
101 | }; |
||
102 | }; |
||
103 | |||
104 | &xhci { |
||
105 | status = "disabled"; |
||
106 | }; |