OpenWrt – Blame information for rev 1
?pathlinks?
| Rev | Author | Line No. | Line |
|---|---|---|---|
| 1 | office | 1 | From ef48045e357c3ec1bb9a434fac0c814f8a8669ef Mon Sep 17 00:00:00 2001 |
| 2 | From: popcornmix <popcornmix@gmail.com> |
||
| 3 | Date: Fri, 25 Aug 2017 19:18:13 +0100 |
||
| 4 | Subject: [PATCH 120/454] cache: export clean and invalidate |
||
| 5 | |||
| 6 | --- |
||
| 7 | arch/arm/mm/cache-v6.S | 4 ++-- |
||
| 8 | arch/arm/mm/cache-v7.S | 4 ++-- |
||
| 9 | 2 files changed, 4 insertions(+), 4 deletions(-) |
||
| 10 | |||
| 11 | --- a/arch/arm/mm/cache-v6.S |
||
| 12 | +++ b/arch/arm/mm/cache-v6.S |
||
| 13 | @@ -201,7 +201,7 @@ ENTRY(v6_flush_kern_dcache_area) |
||
| 14 | * - start - virtual start address of region |
||
| 15 | * - end - virtual end address of region |
||
| 16 | */ |
||
| 17 | -v6_dma_inv_range: |
||
| 18 | +ENTRY(v6_dma_inv_range) |
||
| 19 | #ifdef CONFIG_DMA_CACHE_RWFO |
||
| 20 | ldrb r2, [r0] @ read for ownership |
||
| 21 | strb r2, [r0] @ write for ownership |
||
| 22 | @@ -246,7 +246,7 @@ v6_dma_inv_range: |
||
| 23 | * - start - virtual start address of region |
||
| 24 | * - end - virtual end address of region |
||
| 25 | */ |
||
| 26 | -v6_dma_clean_range: |
||
| 27 | +ENTRY(v6_dma_clean_range) |
||
| 28 | bic r0, r0, #D_CACHE_LINE_SIZE - 1 |
||
| 29 | 1: |
||
| 30 | #ifdef CONFIG_DMA_CACHE_RWFO |
||
| 31 | --- a/arch/arm/mm/cache-v7.S |
||
| 32 | +++ b/arch/arm/mm/cache-v7.S |
||
| 33 | @@ -349,7 +349,7 @@ ENDPROC(v7_flush_kern_dcache_area) |
||
| 34 | * - start - virtual start address of region |
||
| 35 | * - end - virtual end address of region |
||
| 36 | */ |
||
| 37 | -v7_dma_inv_range: |
||
| 38 | +ENTRY(v7_dma_inv_range) |
||
| 39 | dcache_line_size r2, r3 |
||
| 40 | sub r3, r2, #1 |
||
| 41 | tst r0, r3 |
||
| 42 | @@ -379,7 +379,7 @@ ENDPROC(v7_dma_inv_range) |
||
| 43 | * - start - virtual start address of region |
||
| 44 | * - end - virtual end address of region |
||
| 45 | */ |
||
| 46 | -v7_dma_clean_range: |
||
| 47 | +ENTRY(v7_dma_clean_range) |
||
| 48 | dcache_line_size r2, r3 |
||
| 49 | sub r3, r2, #1 |
||
| 50 | bic r0, r0, r3 |