OpenWrt – Blame information for rev 1
?pathlinks?
Rev | Author | Line No. | Line |
---|---|---|---|
1 | office | 1 | // SPDX-License-Identifier: GPL-2.0-or-later OR MIT |
2 | / { |
||
3 | #address-cells = <1>; |
||
4 | #size-cells = <1>; |
||
5 | |||
6 | cpuintc: interrupt-controller { |
||
7 | compatible = "qca,ar7100-cpu-intc"; |
||
8 | |||
9 | interrupt-controller; |
||
10 | #interrupt-cells = <1>; |
||
11 | }; |
||
12 | |||
13 | ahb { |
||
14 | compatible = "simple-bus"; |
||
15 | ranges; |
||
16 | |||
17 | #address-cells = <1>; |
||
18 | #size-cells = <1>; |
||
19 | |||
20 | interrupt-parent = <&cpuintc>; |
||
21 | |||
22 | apb { |
||
23 | compatible = "simple-bus"; |
||
24 | ranges; |
||
25 | |||
26 | #address-cells = <1>; |
||
27 | #size-cells = <1>; |
||
28 | |||
29 | interrupt-parent = <&miscintc>; |
||
30 | |||
31 | miscintc: interrupt-controller@18060010 { |
||
32 | compatible = "qca,ar7240-misc-intc"; |
||
33 | reg = <0x18060010 0x4>; |
||
34 | |||
35 | interrupt-parent = <&cpuintc>; |
||
36 | interrupts = <6>; |
||
37 | |||
38 | interrupt-controller; |
||
39 | #interrupt-cells = <1>; |
||
40 | }; |
||
41 | }; |
||
42 | |||
43 | eth0: eth@19000000 { |
||
44 | status = "disabled"; |
||
45 | |||
46 | compatible = "qca,ath79-eth", "syscon", "simple-mfd"; |
||
47 | reg = <0x19000000 0x200>; |
||
48 | |||
49 | interrupts = <4>; |
||
50 | phy-mode = "mii"; |
||
51 | |||
52 | mdio0: mdio-bus { |
||
53 | status = "disabled"; |
||
54 | |||
55 | compatible = "qca,ath79-mdio"; |
||
56 | #address-cells = <1>; |
||
57 | #size-cells = <0>; |
||
58 | |||
59 | regmap = <ð0>; |
||
60 | |||
61 | clocks = <&pll ATH79_CLK_MDIO>; |
||
62 | clock-names = "ref"; |
||
63 | }; |
||
64 | }; |
||
65 | |||
66 | eth1: eth@1a000000 { |
||
67 | status = "disabled"; |
||
68 | |||
69 | compatible = "qca,ath79-eth", "syscon", "simple-mfd"; |
||
70 | reg = <0x1a000000 0x200>; |
||
71 | |||
72 | interrupts = <5>; |
||
73 | phy-mode = "mii"; |
||
74 | |||
75 | mdio1: mdio-bus { |
||
76 | status = "disabled"; |
||
77 | |||
78 | compatible = "qca,ath79-mdio"; |
||
79 | #address-cells = <1>; |
||
80 | #size-cells = <0>; |
||
81 | |||
82 | regmap = <ð1>; |
||
83 | |||
84 | clocks = <&pll ATH79_CLK_MDIO>; |
||
85 | clock-names = "ref"; |
||
86 | }; |
||
87 | }; |
||
88 | }; |
||
89 | }; |