OpenWrt – Blame information for rev 4
?pathlinks?
Rev | Author | Line No. | Line |
---|---|---|---|
4 | office | 1 | CONFIG_ARCH_HAS_TICK_BROADCAST=y |
2 | # CONFIG_ARCH_MULTI_CPU_AUTO is not set |
||
3 | CONFIG_ARCH_MULTI_V6=y |
||
4 | CONFIG_ARCH_MULTI_V6_V7=y |
||
5 | CONFIG_ARM_GIC=y |
||
6 | CONFIG_ARM_HEAVY_MB=y |
||
7 | CONFIG_CACHE_L2X0=y |
||
8 | # CONFIG_CACHE_L2X0_PMU is not set |
||
9 | CONFIG_CPU_32v6=y |
||
10 | CONFIG_CPU_32v6K=y |
||
11 | CONFIG_CPU_ABRT_EV6=y |
||
12 | # CONFIG_CPU_BPREDICT_DISABLE is not set |
||
13 | CONFIG_CPU_CACHE_V6=y |
||
14 | CONFIG_CPU_CACHE_VIPT=y |
||
15 | CONFIG_CPU_COPY_V6=y |
||
16 | CONFIG_CPU_CP15=y |
||
17 | CONFIG_CPU_CP15_MMU=y |
||
18 | CONFIG_CPU_HAS_ASID=y |
||
19 | # CONFIG_CPU_HOTPLUG_STATE_CONTROL is not set |
||
20 | # CONFIG_CPU_ICACHE_DISABLE is not set |
||
21 | CONFIG_CPU_IDLE=y |
||
22 | # CONFIG_CPU_IDLE_GOV_LADDER is not set |
||
23 | CONFIG_CPU_IDLE_GOV_MENU=y |
||
24 | CONFIG_CPU_IDLE_MULTIPLE_DRIVERS=y |
||
25 | CONFIG_CPU_PABRT_V6=y |
||
26 | CONFIG_CPU_PM=y |
||
27 | CONFIG_CPU_RMAP=y |
||
28 | CONFIG_CPU_THUMB_CAPABLE=y |
||
29 | CONFIG_CPU_TLB_V6=y |
||
30 | CONFIG_CPU_V6K=y |
||
31 | CONFIG_DCACHE_WORD_ACCESS=y |
||
32 | CONFIG_DEBUG_LL=y |
||
33 | CONFIG_DEBUG_LL_INCLUDE="debug/8250.S" |
||
34 | CONFIG_DEBUG_LL_UART_8250=y |
||
35 | # CONFIG_DEBUG_UART_8250 is not set |
||
36 | # CONFIG_DEBUG_UART_8250_FLOW_CONTROL is not set |
||
37 | CONFIG_DEBUG_UART_8250_SHIFT=0 |
||
38 | CONFIG_DEBUG_UART_PHYS=0x44200000 |
||
39 | CONFIG_DEBUG_UART_VIRT=0xf4200000 |
||
40 | CONFIG_DEBUG_UNCOMPRESS=y |
||
41 | CONFIG_UNCOMPRESS_INCLUDE="debug/uncompress-ox820.h" |
||
42 | CONFIG_DMA_CACHE_RWFO=y |
||
43 | CONFIG_FIXED_PHY=y |
||
44 | CONFIG_FORCE_MAX_ZONEORDER=12 |
||
45 | CONFIG_GENERIC_CLOCKEVENTS_BROADCAST=y |
||
46 | CONFIG_GENERIC_IRQ_EFFECTIVE_AFF_MASK=y |
||
47 | CONFIG_HAVE_ARM_SCU=y |
||
48 | CONFIG_HAVE_ARM_TWD=y |
||
49 | CONFIG_HAVE_EFFICIENT_UNALIGNED_ACCESS=y |
||
50 | CONFIG_HAVE_HW_BREAKPOINT=y |
||
51 | CONFIG_HAVE_SMP=y |
||
52 | CONFIG_HOTPLUG_CPU=y |
||
53 | CONFIG_LOCK_SPIN_ON_OWNER=y |
||
54 | CONFIG_MACH_OX820=y |
||
55 | CONFIG_MIGHT_HAVE_CACHE_L2X0=y |
||
56 | CONFIG_MIGHT_HAVE_PCI=y |
||
57 | CONFIG_MUTEX_SPIN_ON_OWNER=y |
||
58 | CONFIG_NET_FLOW_LIMIT=y |
||
59 | CONFIG_NR_CPUS=16 |
||
60 | CONFIG_OUTER_CACHE=y |
||
61 | CONFIG_OUTER_CACHE_SYNC=y |
||
62 | # CONFIG_PL310_ERRATA_588369 is not set |
||
63 | # CONFIG_PL310_ERRATA_727915 is not set |
||
64 | # CONFIG_PL310_ERRATA_753970 is not set |
||
65 | # CONFIG_PL310_ERRATA_769419 is not set |
||
66 | CONFIG_PM_SLEEP_SMP=y |
||
67 | CONFIG_RCU_CPU_STALL_TIMEOUT=21 |
||
68 | # CONFIG_RCU_EXPERT is not set |
||
69 | CONFIG_RCU_NEED_SEGCBLIST=y |
||
70 | CONFIG_RCU_STALL_COMMON=y |
||
71 | CONFIG_RFS_ACCEL=y |
||
72 | CONFIG_RPS=y |
||
73 | CONFIG_RWSEM_SPIN_ON_OWNER=y |
||
74 | CONFIG_SMP=y |
||
75 | CONFIG_SMP_ON_UP=y |
||
76 | CONFIG_TREE_RCU=y |
||
77 | CONFIG_TREE_SRCU=y |
||
78 | CONFIG_XPS=y |
||
79 | CONFIG_PCI=y |
||
80 | CONFIG_PCIEAER=y |
||
81 | CONFIG_PCIEPORTBUS=y |
||
82 | CONFIG_PCIE_OXNAS=y |
||
83 | CONFIG_PCIE_PME=y |
||
84 | CONFIG_PCI_DOMAINS=y |
||
85 | CONFIG_PCI_DOMAINS_GENERIC=y |
||
86 | CONFIG_PCI_MSI=y |
||
87 | CONFIG_PCI_MSI_IRQ_DOMAIN=y |
||
88 | # CONFIG_MTD_CFI is not set |
||
89 | CONFIG_MTD_CMDLINE_PARTS=y |
||
90 | # CONFIG_MTD_COMPLEX_MAPPINGS is not set |
||
91 | CONFIG_MTD_NAND=y |
||
92 | CONFIG_MTD_NAND_ECC=y |
||
93 | CONFIG_MTD_NAND_OXNAS=y |
||
94 | CONFIG_MTD_UBI=y |
||
95 | CONFIG_MTD_UBI_BEB_LIMIT=20 |
||
96 | CONFIG_MTD_UBI_BLOCK=y |
||
97 | # CONFIG_MTD_UBI_FASTMAP is not set |
||
98 | # CONFIG_MTD_UBI_GLUEBI is not set |
||
99 | CONFIG_MTD_UBI_WL_THRESHOLD=4096 |
||
100 | CONFIG_UBIFS_FS=y |
||
101 | # CONFIG_UBIFS_FS_ADVANCED_COMPR is not set |
||
102 | CONFIG_UBIFS_FS_LZO=y |
||
103 | CONFIG_UBIFS_FS_SECURITY=y |
||
104 | CONFIG_UBIFS_FS_ZLIB=y |
||
105 | CONFIG_ARCH_WANT_LIBATA_LEDS=y |
||
106 | CONFIG_ATA_LEDS=y |