OpenWrt – Blame information for rev 4
?pathlinks?
| Rev | Author | Line No. | Line |
|---|---|---|---|
| 4 | office | 1 | / { |
| 2 | #address-cells = <1>; |
||
| 3 | #size-cells = <1>; |
||
| 4 | compatible = "brcm,bcm6345"; |
||
| 5 | |||
| 6 | aliases { |
||
| 7 | pflash = &pflash; |
||
| 8 | serial0 = &uart0; |
||
| 9 | gpio0 = &gpio0; |
||
| 10 | }; |
||
| 11 | |||
| 12 | cpus { |
||
| 13 | #address-cells = <1>; |
||
| 14 | #size-cells = <0>; |
||
| 15 | |||
| 16 | cpu@0 { |
||
| 17 | compatible = "brcm,bmips32", "mips,mips4Kc"; |
||
| 18 | device_type = "cpu"; |
||
| 19 | reg = <0>; |
||
| 20 | }; |
||
| 21 | }; |
||
| 22 | |||
| 23 | cpu_intc: interrupt-controller { |
||
| 24 | #address-cells = <0>; |
||
| 25 | compatible = "mti,cpu-interrupt-controller"; |
||
| 26 | |||
| 27 | interrupt-controller; |
||
| 28 | #interrupt-cells = <1>; |
||
| 29 | }; |
||
| 30 | |||
| 31 | memory { device_type = "memory"; reg = <0 0>; }; |
||
| 32 | |||
| 33 | pflash: nor@1fc00000 { |
||
| 34 | compatible = "cfi-flash"; |
||
| 35 | reg = <0x1fc00000 0x400000>; |
||
| 36 | bank-width = <2>; |
||
| 37 | #address-cells = <1>; |
||
| 38 | #size-cells = <1>; |
||
| 39 | |||
| 40 | status = "disabled"; |
||
| 41 | }; |
||
| 42 | |||
| 43 | ubus@fff00000 { |
||
| 44 | #address-cells = <1>; |
||
| 45 | #size-cells = <1>; |
||
| 46 | ranges; |
||
| 47 | compatible = "simple-bus"; |
||
| 48 | |||
| 49 | periph_intc: interrupt-controller@fffe000c { |
||
| 50 | compatible = "brcm,bcm6345-l1-intc"; |
||
| 51 | reg = <0xfffe000c 0x9>; |
||
| 52 | |||
| 53 | interrupt-controller; |
||
| 54 | #interrupt-cells = <1>; |
||
| 55 | |||
| 56 | interrupt-parent = <&cpu_intc>; |
||
| 57 | interrupts = <2>; |
||
| 58 | }; |
||
| 59 | |||
| 60 | ext_intc: interrupt-controller@fffe0014 { |
||
| 61 | compatible = "brcm,bcm6345-ext-intc"; |
||
| 62 | reg = <0xfffe0014 0x4>; |
||
| 63 | |||
| 64 | interrupt-controller; |
||
| 65 | #interrupt-cells = <2>; |
||
| 66 | |||
| 67 | interrupt-parent = <&cpu_intc>; |
||
| 68 | interrupts = <3>, <4>, <5>, <6>; |
||
| 69 | }; |
||
| 70 | |||
| 71 | uart0: serial@fffe0300 { |
||
| 72 | compatible = "brcm,bcm6345-uart"; |
||
| 73 | reg = <0xfffe0300 0x18>; |
||
| 74 | |||
| 75 | interrupt-parent = <&periph_intc>; |
||
| 76 | interrupts = <2>; |
||
| 77 | |||
| 78 | /* clocks = <&periph_clk>; */ |
||
| 79 | /* clock-names = "refclk"; */ |
||
| 80 | |||
| 81 | status = "disabled"; |
||
| 82 | }; |
||
| 83 | |||
| 84 | gpio0: gpio-controller@fffe0404 { |
||
| 85 | compatible = "brcm,bcm6345-gpio"; |
||
| 86 | reg = <0xfffe0404 4>, <0xfffe0408 4>; |
||
| 87 | |||
| 88 | gpio-controller; |
||
| 89 | #gpio-cells = <2>; |
||
| 90 | |||
| 91 | ngpios = <16>; |
||
| 92 | }; |
||
| 93 | }; |
||
| 94 | }; |