OpenWrt – Blame information for rev 2
?pathlinks?
Rev | Author | Line No. | Line |
---|---|---|---|
1 | office | 1 | #include "mt7621.dtsi" |
2 | |||
3 | #include <dt-bindings/gpio/gpio.h> |
||
4 | #include <dt-bindings/input/input.h> |
||
5 | |||
6 | / { |
||
7 | compatible = "ubiquiti,edgerouterx", "mediatek,mt7621-soc"; |
||
8 | |||
9 | memory@0 { |
||
10 | device_type = "memory"; |
||
11 | reg = <0x0 0x10000000>; |
||
12 | }; |
||
13 | |||
14 | chosen { |
||
15 | bootargs = "console=ttyS0,57600"; |
||
16 | }; |
||
17 | |||
18 | keys { |
||
19 | compatible = "gpio-keys-polled"; |
||
20 | poll-interval = <20>; |
||
21 | |||
22 | reset { |
||
23 | label = "reset"; |
||
24 | gpios = <&gpio0 12 GPIO_ACTIVE_LOW>; |
||
25 | linux,code = <KEY_RESTART>; |
||
26 | }; |
||
27 | }; |
||
28 | }; |
||
29 | |||
30 | ðernet { |
||
31 | mtd-mac-address = <&factory 0x22>; |
||
32 | }; |
||
33 | |||
34 | &nand { |
||
35 | status = "okay"; |
||
36 | |||
37 | partitions { |
||
38 | compatible = "fixed-partitions"; |
||
39 | #address-cells = <1>; |
||
40 | #size-cells = <1>; |
||
41 | |||
42 | partition@0 { |
||
43 | label = "u-boot"; |
||
44 | reg = <0x0 0x80000>; |
||
45 | read-only; |
||
46 | }; |
||
47 | |||
48 | partition@80000 { |
||
49 | label = "u-boot-env"; |
||
50 | reg = <0x80000 0x60000>; |
||
51 | read-only; |
||
52 | }; |
||
53 | |||
54 | factory: partition@e0000 { |
||
55 | label = "factory"; |
||
56 | reg = <0xe0000 0x60000>; |
||
57 | }; |
||
58 | |||
59 | partition@140000 { |
||
60 | label = "kernel1"; |
||
61 | reg = <0x140000 0x300000>; |
||
62 | }; |
||
63 | |||
64 | partition@440000 { |
||
65 | label = "kernel2"; |
||
66 | reg = <0x440000 0x300000>; |
||
67 | }; |
||
68 | |||
69 | partition@740000 { |
||
70 | label = "ubi"; |
||
71 | reg = <0x740000 0xf7c0000>; |
||
72 | }; |
||
73 | }; |
||
74 | }; |
||
75 | |||
76 | &pinctrl { |
||
77 | state_default: pinctrl0 { |
||
78 | gpio { |
||
79 | ralink,group = "uart2", "uart3", "i2c", "pcie", "rgmii2", "jtag"; |
||
80 | ralink,function = "gpio"; |
||
81 | }; |
||
82 | }; |
||
83 | }; |
||
84 | |||
85 | &spi0 { |
||
86 | /* |
||
87 | * This board has 2Mb spi flash soldered in and visible |
||
88 | * from manufacturer's firmware. |
||
89 | * But this SoC shares spi and nand pins, |
||
90 | * and current driver doesn't handle this sharing well |
||
91 | */ |
||
92 | status = "disabled"; |
||
93 | |||
94 | m25p80@1 { |
||
95 | compatible = "jedec,spi-nor"; |
||
96 | reg = <1>; |
||
97 | spi-max-frequency = <10000000>; |
||
98 | |||
99 | partitions { |
||
100 | compatible = "fixed-partitions"; |
||
101 | #address-cells = <1>; |
||
102 | #size-cells = <1>; |
||
103 | |||
104 | partition@0 { |
||
105 | label = "spi"; |
||
106 | reg = <0x0 0x200000>; |
||
107 | read-only; |
||
108 | }; |
||
109 | }; |
||
110 | }; |
||
111 | }; |
||
112 | |||
113 | &xhci { |
||
114 | status = "disabled"; |
||
115 | }; |