OpenWrt – Blame information for rev 3
?pathlinks?
Rev | Author | Line No. | Line |
---|---|---|---|
1 | office | 1 | /dts-v1/; |
2 | |||
3 | #include "mt7620a.dtsi" |
||
4 | |||
5 | #include <dt-bindings/gpio/gpio.h> |
||
6 | #include <dt-bindings/input/input.h> |
||
7 | |||
8 | / { |
||
9 | compatible = "ralink,mt7620a-eval-board", "ralink,mt7620a-soc"; |
||
10 | model = "Ralink MT7620A evaluation board"; |
||
11 | |||
3 | office | 12 | gpio-keys-polled { |
1 | office | 13 | compatible = "gpio-keys"; |
3 | office | 14 | #address-cells = <1>; |
15 | #size-cells = <0>; |
||
1 | office | 16 | poll-interval = <20>; |
17 | |||
18 | wps { |
||
19 | label = "wps"; |
||
20 | gpios = <&gpio0 12 GPIO_ACTIVE_LOW>; |
||
21 | linux,code = <BTN_0>; |
||
22 | }; |
||
23 | |||
24 | reset { |
||
25 | label = "reset"; |
||
26 | gpios = <&gpio0 13 GPIO_ACTIVE_LOW>; |
||
27 | linux,code = <BTN_1>; |
||
28 | }; |
||
29 | }; |
||
30 | }; |
||
31 | |||
32 | &gpio0 { |
||
33 | status = "okay"; |
||
34 | }; |
||
35 | |||
36 | &spi0 { |
||
37 | status = "okay"; |
||
38 | |||
39 | m25p80@0 { |
||
3 | office | 40 | #address-cells = <1>; |
41 | #size-cells = <1>; |
||
1 | office | 42 | compatible = "jedec,spi-nor"; |
43 | reg = <0>; |
||
44 | spi-max-frequency = <1000000>; |
||
45 | |||
3 | office | 46 | partition@0 { |
47 | label = "u-boot"; |
||
48 | reg = <0x0 0x30000>; |
||
49 | read-only; |
||
50 | }; |
||
1 | office | 51 | |
3 | office | 52 | partition@30000 { |
53 | label = "u-boot-env"; |
||
54 | reg = <0x30000 0x10000>; |
||
55 | read-only; |
||
56 | }; |
||
1 | office | 57 | |
3 | office | 58 | factory: partition@40000 { |
59 | label = "factory"; |
||
60 | reg = <0x40000 0x10000>; |
||
61 | read-only; |
||
62 | }; |
||
1 | office | 63 | |
3 | office | 64 | partition@50000 { |
65 | label = "firmware"; |
||
66 | reg = <0x50000 0x7b0000>; |
||
1 | office | 67 | }; |
68 | }; |
||
69 | }; |
||
70 | |||
71 | ðernet { |
||
72 | status = "okay"; |
||
73 | pinctrl-names = "default"; |
||
74 | pinctrl-0 = <&ephy_pins>; |
||
75 | mediatek,portmap = "llllw"; |
||
76 | }; |
||
77 | |||
78 | &gsw { |
||
79 | mediatek,port4 = "ephy"; |
||
80 | }; |
||
81 | |||
82 | &sdhci { |
||
83 | status = "okay"; |
||
84 | }; |
||
85 | |||
86 | &pcie { |
||
87 | status = "okay"; |
||
88 | }; |