OpenWrt – Blame information for rev 1
?pathlinks?
Rev | Author | Line No. | Line |
---|---|---|---|
1 | office | 1 | /dts-v1/; |
2 | |||
3 | #include "HC5X61.dtsi" |
||
4 | |||
5 | / { |
||
6 | compatible = "hiwifi,hc5861", "hiwifi,hc5x61", "ralink,mt7620a-soc"; |
||
7 | model = "HiWiFi HC5861"; |
||
8 | |||
9 | aliases { |
||
10 | led-boot = &led_system; |
||
11 | led-failsafe = &led_system; |
||
12 | led-running = &led_system; |
||
13 | led-upgrade = &led_system; |
||
14 | }; |
||
15 | |||
16 | leds { |
||
17 | compatible = "gpio-leds"; |
||
18 | |||
19 | led_system: system { |
||
20 | label = "hc5861:blue:system"; |
||
21 | gpios = <&gpio0 9 GPIO_ACTIVE_LOW>; |
||
22 | }; |
||
23 | |||
24 | wlan2g { |
||
25 | label = "hc5861:blue:wlan2g"; |
||
26 | gpios = <&gpio0 11 GPIO_ACTIVE_LOW>; |
||
27 | }; |
||
28 | |||
29 | internet { |
||
30 | label = "hc5861:blue:internet"; |
||
31 | gpios = <&gpio3 0 GPIO_ACTIVE_LOW>; |
||
32 | }; |
||
33 | |||
34 | wlan5g { |
||
35 | label = "hc5861:blue:wlan5g"; |
||
36 | gpios = <&gpio0 7 GPIO_ACTIVE_LOW>; |
||
37 | }; |
||
38 | |||
39 | turbo { |
||
40 | label = "hc5861:blue:turbo"; |
||
41 | gpios = <&gpio0 10 GPIO_ACTIVE_LOW>; |
||
42 | }; |
||
43 | }; |
||
44 | |||
45 | gpio_export { |
||
46 | compatible = "gpio-export"; |
||
47 | #size-cells = <0>; |
||
48 | |||
49 | usbpower { |
||
50 | gpio-export,name = "usbpower"; |
||
51 | gpio-export,output = <0>; |
||
52 | gpios = <&gpio0 13 GPIO_ACTIVE_LOW>; |
||
53 | }; |
||
54 | |||
55 | sdpower { |
||
56 | gpio-export,name = "sdpower"; |
||
57 | gpio-export,output = <0>; |
||
58 | gpios = <&gpio0 8 GPIO_ACTIVE_LOW>; |
||
59 | }; |
||
60 | }; |
||
61 | }; |
||
62 | |||
63 | &ehci { |
||
64 | status = "okay"; |
||
65 | }; |
||
66 | |||
67 | &ohci { |
||
68 | status = "okay"; |
||
69 | }; |
||
70 | |||
71 | ðernet { |
||
72 | status = "okay"; |
||
73 | mtd-mac-address = <&factory 0x4>; |
||
74 | pinctrl-names = "default"; |
||
75 | pinctrl-0 = <&rgmii1_pins &rgmii2_pins &mdio_pins>; |
||
76 | mediatek,portmap = "wllll"; |
||
77 | |||
78 | port@4 { |
||
79 | status = "okay"; |
||
80 | phy-handle = <&phy4>; |
||
81 | phy-mode = "rgmii"; |
||
82 | }; |
||
83 | |||
84 | port@5 { |
||
85 | status = "okay"; |
||
86 | phy-handle = <&phy5>; |
||
87 | phy-mode = "rgmii"; |
||
88 | }; |
||
89 | |||
90 | mdio-bus { |
||
91 | status = "okay"; |
||
92 | |||
93 | phy4: ethernet-phy@4 { |
||
94 | reg = <4>; |
||
95 | phy-mode = "rgmii"; |
||
96 | }; |
||
97 | |||
98 | phy5: ethernet-phy@5 { |
||
99 | reg = <5>; |
||
100 | phy-mode = "rgmii"; |
||
101 | }; |
||
102 | }; |
||
103 | }; |
||
104 | |||
105 | &gsw { |
||
106 | mediatek,port4 = "gmac"; |
||
107 | }; |
||
108 | |||
109 | &pcie { |
||
110 | status = "okay"; |
||
111 | }; |
||
112 | |||
113 | &pcie0 { |
||
114 | mt76@0,0 { |
||
115 | reg = <0x0000 0 0 0 0>; |
||
116 | mediatek,mtd-eeprom = <&factory 0x8000>; |
||
117 | ieee80211-freq-limit = <5000000 6000000>; |
||
118 | }; |
||
119 | }; |